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Abstract—We consider the problem of enabling fixed-point implementation of linear algebra kernels on low cost embedded
systems, as well as motivating more efficient computational architectures for scientific applications. Fixed-point arithmetic
presents additional design challenges compared to floating-point arithmetic, such as having to bound peak values of variables
and control their dynamic ranges. Algorithms for solving linear equations or finding eigenvalues are typically nonlinear and
iterative, making solving these design challenges a non-trivial task. For these types of algorithms the bounding problem cannot
be automated by current tools. We focus on the Lanczos iteration, the heart of well-known methods such as conjugate gradient
and minimum residual. We show how one can modify the algorithm with a low complexity scaling procedure to allow us to
apply standard linear algebra to derive tight analytical bounds on all variables of the process, regardless of the properties of the
original matrix. It is shown that the numerical behaviour of fixed-point implementations of the modified problem can be chosen
to be at least as good as a floating-point implementation, if necessary. The approach is evaluated on field-programmable gate
array (FPGA) platforms, highlighting orders of magnitude potential performance and efficiency improvements by moving form
floating-point to fixed-point computation.
Index Terms—Computer Arithmetic, Computations on Matrices, Numerical Algorithms, Design Aids
F
1 INTRODUCTION
THE Lanczos iteration [1] is the key building blockin modern iterative numerical methods for com-
puting eigenvalues or solving systems of linear equa-
tions involving symmetric matrices. These methods
are typically used in scientific computing applications,
for example when solving large sparse linear systems
of equations arising from the discretization of partial
differential equations (PDEs) [2]. In this context, it-
erative methods are preferred over direct methods,
because they can be easily parallelized and they can
better exploit the sparsity in the problem to reduce
computation and, perhaps more importantly, memory
requirements [3]. However, these methods are also
interesting for small- and medium-scale problems
arising in real-time embedded applications. In the em-
bedded domain, on top of the advantages previously
mentioned, iterative methods allow one to trade off
computation time for accuracy in the solution and
enable the possibility of terminating the method early
to meet real-time deadlines. An example application
is real-time optimal decision making with applications
in, for instance, advanced control systems [4].
In both cases more efficient forms of computation,
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in the form of new computational architectures and
algorithms that allow for more efficient architectures,
could enable new applications in many areas of sci-
ence and engineering. In high-performance comput-
ing (HPC), power consumption is quickly becoming
the key limiting factor for building the next generation
of computing machines [5]. In embedded computing,
cost, power consumption, computation time and size
constraints often limit the complexity of the algo-
rithms that can be implemented, thereby limiting the
capabilities of the embedded solution.
Porting floating-point algorithm implementations
to fixed-point arithmetic is an effective way to ad-
dress these limitations. Because fixed-point numbers
do not require mantissa alignment, the circuitry is
significantly simpler and faster. The smaller delay in
arithmetic operations leads to lower latency compu-
tation and shorter pipelines. The smaller resource re-
quirements either result in more performance through
parallelism for a given silicon budget, or a reduction
in silicon area and lower power consumption and
cost. This latter observation is especially important,
since the cost of chip manufacturing increases at least
quadratically with silicon area [6]. It is for this reason
that fixed-point architectures are ubiquitous in high-
volume low-cost embedded platforms, hence any new
solution based on increasingly complex sophisticated
algorithms must be able to run on fixed-point archi-
tectures to achieve high-volume adoption. In the HPC
domain, heterogeneous architectures that incorporate
fixed-point processing could help to lessen the effects
of the power wall, which is the major hurdle in the
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road to exascale computing [7].
However, while fixed-point arithmetic is
widespread for simple digital signal processing (DSP)
operations, it is typically assumed that floating-
point arithmetic is necessary for solving general
linear systems or general eigenvalue problems,
due to the potentially large dynamic range in the
data and consequently on the algorithm variables.
Furthermore, the Lanczos iteration is known to be
sensitive to numerical errors [8], hence moving to
fixed-point arithmetic could potentially worsen the
problem and lead to unreliable numerical behaviour.
To be able to take advantage of the simplicity
of fixed-point circuitry and reduce cost, power and
computation time, the complexity burden shifts to
the algorithm design process [9]. In order to have
a reliable fixed-point implementation one has to be
able to establish bounds on all variables of the algo-
rithm to avoid online shifting, which would negate
any speed advantages, and avoid overflow errors. In
addition, the bounds should be of the same order
to minimize loss of precision when using constant
wordlengths. There are several tools in the design
automation community for handling this task [10].
However, because the Lanczos iteration is a nonlin-
ear iterative algorithm, all state-of-the-art bounding
tools fail to provide practical bounds. Unfortunately,
most linear algebra kernels (except extremely simple
operations) are of this type and they suffer from the
same problem.
1.1 Summary of Contribution
We propose a novel scaling procedure first introduced
by us in [11] to tackle the fixed-point bounding prob-
lem for the nonlinear and recursive Lanczos kernel.
The procedure gives tight bounds for all variables of
the Lanczos process regardless of the properties of the
original matrix, while minimizing the computational
overhead. The proof, based on linear algebra, makes
use of the fact that the scaled matrix has all eigenval-
ues inside the unit circle. This kind of analysis is cur-
rently well beyond the capabilities of state-of-the-art
automatic methods [12]. We then discuss the validity
of the bounds under finite precision arithmetic and
give simple guidelines to be used with existing error
analysis [8] to ensure that the absence of overflow
is maintained under inexact computation. We also
show how the same scaling approach can be used for
bounding variables in other nonlinear recursive linear
algebra kernels based on matrix-vector multiplication,
such as the Arnoldi iteration [13] – a generalization of
the Lanczos kernel for non-symmetric matrices.
The potential efficiency improvements of the pro-
posed approach are evaluated on an FPGA platform.
While Moore’s law has continued to promote FPGAs
to a level where it has become possible to provide
substantial acceleration over microprocessors by di-
rectly implementing floating-point linear algebra ker-
nels [14]–[17], floating-point operations remain expen-
sive to implement, mainly because there is no hard
support in the FPGA fabric to facilitate the normalisa-
tion and denormalisation operations required before
and after every floating-point addition or subtraction.
This observation has led to the development of tools
aimed towards fusing entire floating-point datapaths,
reducing this overhead [18], [19]. However, the hard
integer support built into the FPGA fabric means that
the FPGA is a good example platform where the
efficiency gap between fixed-point and floating-point
computation is very large, which is why they are used
for evaluation in this paper, even though the pre-
sented results are equally applicable for implementing
these algorithms on embedded microcontrollers and
fixed-point DSPs.
To exploit the architecture flexibility in an FPGA
we present a parameterizable architecture generator
where the user can tune the level of parallelization
and the data type of each signal. This generator is
embedded in a design automation tool that selects
the best architecture parameters to minimize latency,
while satisfying the accuracy specifications of the
application and the FPGA resources available. Using
this tool we show that it is possible to get sustained
FPGA performance very close to the peak theoretical
general-purpose graphics processing unit (GPGPU)
performance when solving a single Lanczos problem
to equivalent accuracy. If there are multiple indepen-
dent problems to solve simultaneously it is possible
to exceed the peak floating-point performance of a
GPGPU. If one considers the power consumption of
both devices, the fixed-point Lanczos solver on the
FPGA is more than an order of magnitude more
efficient than the peak GPGPU efficiency. The test
data are obtained from a benchmark set of equations
generated by from a Boeing 747 optimal controller.
1.2 Outline
The remainder of the paper is organised as follows:
Section 2 describes the Lanczos algorithm; Section 3
presents our scaling procedure and contains the ana-
lysis to guarantee the absence of overflow in the
Lanczos process; Section 4 presents numerical results
showing that the numerical quality of the linear equa-
tion solution does not suffer by moving to fixed-point
arithmetic; in Section 5 we introduce an FPGA design
automation tool that generates minimum latency ar-
chitectures given accuracy specifications and resource
constraints; in Section 6 this tool is used to evalu-
ate the potential relative performance improvement
between fixed-point and floating-point FPGA imple-
mentations and perform an absolute performance
comparison against the peak performance of a high-
end GPGPU; Section 7 discusses the possibility of
extending this methodology to other nonlinear re-
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Algorithm 1 Lanczos algorithm
Require: Initial iterate r1 such that kr1k2 = 1, q0 := 0
and  0 := 1.
1: for i = 1 to imax do
2: qi  ri i 1
3: zi  Aqi
4: ↵i  qTi zi
5: ri+1  zi   ↵iqi    i 1qi 1
6:  i  kri+1k2
7: end for
8: return qi, ↵i and  i
cursive kernels based on matrix-vector multiplication.
Section 8 concludes the paper.
2 THE LANCZOS KERNEL
The Lanczos algorithm [1] transforms a symmetric
matrix A 2 RN⇥N into a tridiagonal matrix T (only
the diagonal and off-diagonals are non-zero) with
similar spectral properties as A using an orthogonal
transformation matrix Q. The method is described in
Algorithm 1, where qi is the ith column of matrix Q.
At every iteration the approximation is refined such
that
QTi AQi = Ti =:
266664
↵1  1 0
 1 ↵2
. . .
. . . . . .  i 1
0  i 1 ↵i
377775 , (1)
where Qi 2 RN⇥i and Ti 2 Ri⇥i. The tridiagonal
matrix Ti is easier to operate on than the original
matrix. It can be used to extract the eigenvalues and
singular values of A [20], or to solve systems of linear
equations of the form Ax = b using the conjugate gra-
dient (CG) [21] method when A is positive definite or
the minimum residual (MINRES) [22] method when A
is indefinite. The Arnoldi iteration, a generalisation
of Lanczos for non-symmetric matrices, is used in
the generalized minimum residual (GMRES) method
for general matrices and is dicussed in Section 7.
The Lanczos (and Arnoldi) algorithms account for
the majority of the computation in these methods –
they are the key building blocks in modern iterative
algorithms for solving formulations of linear systems
appearing in all kinds of applications.
Methods involving the Lanczos iteration are typ-
ically used for large sparse problems arising in sci-
entific computing where direct methods, such as LU
and Cholesky factorization, cannot be used due to
prohibitive memory requirements [23]. However, it-
erative methods have additional properties that also
make them good candidates for small problems aris-
ing in real-time applications, since they allow one to
trade-off accuracy for computation time [24].
3 FIXED-POINT ANALYSIS
A floating-point number consists of a sign bit, an
exponent and a mantissa. The exponent value moves
the binary point with respect to the mantissa. The
dynamic range – the ratio of the smallest to largest
representable number – grows doubly exponentially
with the number of exponent bits, therefore it is
possible to represent a wide range of numbers with a
relatively small number of bits. However, because two
operands can have different exponents it is necessary
to perform denormalisation and normalisation oper-
ations before and after every addition or subtraction,
leading to greater resource usage and longer delays. In
contrast, fixed-point numbers have a fixed number of
bits for the integer and fraction fields, i.e. the exponent
does not change with time and it does not have to
be stored. Fixed-point hardware is the same as for
integer arithmetic, hence the circuitry is simple and
fast, but the representable dynamic range is limited.
However, if the dynamic range in the data is also
limited and fixed, a 32-bit fixed-point processor can
provide more precision than a 32-bit floating-point
processor because there are no bits wasted for the
exponent.
There are several challenges that need to be ad-
dressed before implementing an application in fixed-
point. Firstly, one should determine the worst-case
peak values for every variable in order to avoid
overflow errors. For linear time-invariant (LTI) algo-
rithms it is possible to use discrete-time system theory
to put tight analytical bounds on worst-case peak
values [25]. A linear algebra operation that meets such
requirements is matrix-vector multiplication, where
the input is a vector within a given range and the
matrix does not change over time. For some nonlinear
non-recursive algorithms interval arithmetic [26] can
be used to propagate data ranges forward through
the computation graph [27]. Often this approach can
be overly pessimistic for non-trivial graphs because
it cannot take into account the correlation between
variables.
Linear algebra kernels for solving systems of equa-
tions, finding eigenvalues or performing singular
value decomposition are nonlinear and recursive. The
Lanczos iteration belongs to this class. For this type
of computation the bounds given by interval arith-
metic quickly blow up, rendering useless information.
Table 1 highlights the limitations of state-of-the-art
bounding tool Gappa [12] – a tool based on interval
arithmetic – for handling the bounding problem for
one iteration of Algorithm 1. Even when only one
iteration is considered, the bounds quickly become
impractical as the problem size grows, because the
tool cannot use any extra information in matrix A
beyond bounds on the individual coefficients. Other
recent tools [28] that can take into account the corre-
lation between input variables can help to tighten the
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single iteration bounds, but there is still a significant
amount of conservatism. More complex tools [29] that
can take into account additional prior information on
the input variables can further improve the tightness
of the bounds. However, as shown in Table 1, the
complexity of the procedure limits its usefulness to
very small problems. In addition, the bounds given
by all these tools will grow further for more than one
iteration. As a consequence, these types of algorithms
are typically implemented using floating-point arith-
metic because the absence of overflow errors cannot
be guaranteed, in general, with a practical number of
fixed-point bits for practical problems.
Despite the acknowledged difficulties there have
been several fixed-point implementations of nonlin-
ear recursive linear algebra algorithms. CG-like algo-
rithms were implemented in [30], [31], whereas the
Lanczos algorithm was implemented in [32]. Bounds
on variables were established through simulation-
based studies and adding a heuristic safety factor. In
the targeted DSP applications, the types of problems
that have to be processed do not change significantly
over time, hence this approach might be satisfactory,
especially if the application is not safety critical. In
other applications, such as in optimization solvers,
the range of linear algebra problems that need to be
solved on the same hardware is so varied that it is not
possible to assign wordlengths based on simulation
in a practical manner. Importantly, in safety-critical
applications analytical guarantees are desirable, since
overflow errors can lead to catastrophic behaviour of
the system [33].
3.1 A Scaling Procedure for Bounding Variables
We propose the use of a diagonal scaling matrix M to
redefine the problem in a new co-ordinate system to
allow us to control the bounds in all variables, such
that the same fixed precision arithmetic can efficiently
handle problems with a wide range of matrices. For
example, if we want to solve the symmetric system of
linear equations Ax = b, where A = AT , we propose
instead to solve the problem
MAMy = Mb
, Aˆy = bˆ ,
where Aˆ := MAM,
bˆ := Mb ,
and the elements of the diagonal matrixM are chosen
as
Mkk :=
1qPN
j=1 |Akj |
(2)
to ensure the absence of overflow in a fixed-point
implementation. The solution to the original problem
can be recovered easily through the transformation
x = My.
TABLE 1: Bounds on r2 computed by state-of-the-art
bounding tools [12], [28] given r1 2 [ 1, 1] and Aij 2
[ 1, 1]. The tool described in [29] can also use the fact
that
PN
j=1 |Aij | = 1. Note that r1 has unit norm, hence
kr1k1  1, and A can be trivially scaled such that all
coefficients are in the given range. ‘-’ indicates that
the tool failed to prove any competitive bound. Our
analysis will show that when all the eigenvalues of
A have magnitude smaller than one, krik1  1 holds
independent of N for all iterations i.
N 2 4 10 100 150
kr2k1 – [12] 36 136 820 80200 205120
kr2k1 – [28] 4 16 100 1000 22500
kr2k1 – [29] 2 12 100 - -
Runtime for [29] 4719 0.5 29232 - -
(seconds) *
*No other bound smaller than kr2k1  12 could be proved.
An important point is that the scaling procedure
and the recovery of the solution still have to be
computed using floating-point arithmetic, due to the
potentially large dynamic range and unboundness in
the problem data. However, since the scaling matrix
is diagonal, the cost of these operations is comparable
to the cost of one iteration of the Lanczos algorithm.
Since many iterations are typically required, most
of the computation is still carried out in fixed-point
arithmetic.
In order to illustrate the need for the scaling pro-
cedure, Figure 1 shows the evolution of the range
of values of ↵i (Line 4 in Algorithm 1) throughout
the solution of one optimization problem from the
benchmark set described in Section 4. Notice that a
different Lanczos problem has to be solved at each
iteration of the optimization solver. Since the range of
Lanczos problems that have to be solved on the same
hardware is so diverse, without using the scaling
matrix (2) it is not possible to decide on a fixed data
format that can represent numbers efficiently for all
problems. Based on the simulation results, with no
scaling one would need to allocate 22 bits for the
integer part to be able to represent the largest value
of ↵i occurring in this benchmark set. Furthermore,
using this number of bits would not guarantee that
overflow will not occur on a different set of problems.
The situation is similar for all other variables in the
algorithm.
Instead, when using the scaling matrix (2) we have
the following results:
Lemma 1. The scaled matrix Aˆ := MAM with M as
in (2) has, for any non-singular symmetric matrix A,
spectral radius ⇢(Aˆ)  1.
Proof: Let Rk :=
PN
j 6=k |Akj | be the absolute
sum of the off-diagonal elements in row k, and let
D(Akk, Rk) be a Gershgorin disc with centre Akk
and radius Rk. Consider an alternative non-symmetric
preconditioned matrix eA := M2A. The absolute row
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Fig. 1: Evolution of the range of values that ↵ takes for
different Lanczos problems arising during the solu-
tion of one optimization problem from the benchmark
set of problems described in Section 4. The red solid
and grey shaded curves represent the scaled and
unscaled algorithms, respectively.
sum is equal to 1 for every row of eA, hence the
Gershgorin discs associated with this matrix are given
by D( eAkk, 1 | eAkk|). It is straightforward to show that
these discs always lie inside the interval between 1
and -1 when | eAkk|  1, which is the case here. Hence,
⇢( eA)  1 according to Geshgorin’s circle theorem [23,
Theorem 7.2.1]. Now, for an arbitrary eigenvalue-
eigenvector pair ( , v),
M2Av = v (3)
,MAv =M 1 v (4)
,MAMu = u , (5)
where (5) is obtained by substituting Mu for v. This
shows that the eigenvalues of the non-symmetric
preconditioned matrix eA and the symmetric precon-
ditioned matrix Aˆ are the same. The eigenvectors are
different but this does not affect the bounds, which
we derive next.
Theorem 1. Given the scaling matrix (2), the symmetric
Lanczos algorithm applied to Aˆ, for any non-singular
symmetric matrix A, has intermediate variables with the
following bounds for all i, j and k:
• [qi]k 2 [ 1, 1]
• [Aˆ]kj 2 [ 1, 1]
• [Aˆqi]k 2 [ 1, 1]
• ↵i 2 [ 1, 1]
• [ i 1qi 1]k 2 [ 1, 1]
• [↵iqi]k 2 [ 1, 1]
• [Aˆqi    i 1qi 1]k 2 [ 2, 2]
• [ri+1]k 2 [ 1, 1]
• rTi+1ri+1 2 [0, 1]
•  i 2 [0, 1],
where i denotes the iteration number and []k and []kj denote
the kth component of a vector and kjth component of a
matrix, respectively.
Corollary 1. For the integer part of a fixed-point 2’s
complement representation we require, including the sign
bit, two bits for qi, Aˆ, Aˆqi, ↵i,  i 1qi 1, ↵iqi, ri+1,  i and
rTi+1ri+1, and three bits for Aˆqi    i 1qi 1. Observe that
the elements of M can be reduced by an arbitrarily small
amount to turn the closed intervals of Theorem 1 into open
intervals, saving one bit for all variables except for qi.
Proof of Theorem 1: The normalisation step in
Line 2 of Algorithm 1 ensures that the Lanczos vec-
tors qi have unit norm for all iterations, hence all the
elements of qi are in [ 1, 1].
We follow by bounding the elements of the coeffi-
cient matrix:
|Aˆkj | = MkkMjj |Akj |  1p|Akj | 1p|Akj | |Akj | = 1, (6)
where (6) follows from the definition of M .
Using Lemma 1 we can put bounds on the rest of
the intermediate computations in the Lanczos itera-
tion. We start with Aˆqi, which is used in Lines 3, 4
and 5 in Algorithm 1:
kAˆqik1  kAˆqik2  kAˆk2 = ⇢(Aˆ)  1 8i , (7)
where (7) follows from the properties of matrix norms
and the fact that kqik2 = 1. The equality follows from
the 2-norm of a real symmetric matrix being equal to
its largest absolute eigenvalue [23, Theorem 2.3.1].
We continue by bounding ↵i and  i, which are
used in Lines 2, 4, 5 and 6 of Algorithm 1 and
represent the coefficients of the tridiagonal matrix
described in (1). The eigenvalues of the tridiagonal
approximation matrix (1) are contained within the
eigenvalues of Aˆ, even throughout the intermediate
iterations [23, §9.1]. Hence, one can use the following
relationship [23, §2.3.2]
max
jk
|[Ti]jk|  kTik2 = ⇢(Ti)  ⇢(Aˆ)  1 8i (8)
to bound the coefficients of Ti in (1), i.e. |↵i|  1 and
| i|  1, for all iterations.
Interval arithmetic can be used to show that the
elements of ↵iqi and  i 1qi 1 are also between 1 and
-1 and the elements of Aˆqi    i 1qi 1 are in [ 2, 2].
The following equality
Aqi   ↵iqi    i 1qi 1 =  iqi+1 =: ri+1 8i , (9)
which always holds in the Lanczos process [23, §9],
can be used to bound the elements of the auxiliary
vector ri+1 in [ 1, 1] via interval arithmetic on the ex-
pression  iqi+1. We also know that  i is non-negative
so its bound derived from (8) can be refined.
Finally, we can also bound the intermediate com-
putation in Line 6 of Algorithm 1 using
kri+1k2 = | i|kqi+1k2 = | i|  1 8i ,
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hence rTi+1ri+1 lies in [0, 1].
The following points should also be considered for
a reliable fixed-point implementation of the Lanczos
process:
• Division and square root operations are imple-
mented as iterative procedures in digital archi-
tectures. The data types for the intermediate
variables can be designed to prevent overflow
errors. In this case, the fact that [ri+1]k   i and
rTi+1ri+1  1 can be used to establish tight bounds
on the intermediate results for any implementa-
tion. For instance, all the intermediate variables
in a CORDIC square root implementation [34] can
be upper bounded by one if the input is known
to be smaller than one.
• A possible source of problems both for fixed-
point and floating-point implementations is en-
countering  i = 0. However, this would mean
that we have already computed a perfect tridi-
agonal approximation to Aˆ, i.e. the roots of the
characteristic polynomial of Ti 1 are the same
as those of the characteristic polynomial of Ti,
signalling completion of the Lanczos process.
• If an upper bound estimate for ⇢(A) is available,
it is possible to bound all variables analytically
without using the scaling matrix (2). However,
the bounds will lose uniformity, i.e. the elements
of qi would still be in [ 1, 1] but the elements of
Aqi would be in [ ⇢(A), ⇢(A)].
The scaling operation that has been suggested in
this section is also known as diagonal precondition-
ing. However, the primary objective of the scaling
procedure is not to accelerate the convergence of the
iterative algorithm, the objective of standard precon-
ditioning. Sophisticated preconditioners attempt to
increase the clustering of eigenvalues. Our scaling
procedure, which has the effect on normalising the
1-norm of the rows of the matrix, can be applied after
a traditional accelerating preconditioner. However,
since this will move the eigenvalues, it cannot be
guaranteed that the scaling procedure will not have
a negative effect on the convergence rate. In such
cases, a better strategy could be to include the goal
of normalising the 1-norm of the rows of the matrix
in the design of the accelerating preconditioner.
3.2 Validity under Inexact Computations
We now use Paige’s error analysis of the Lanczos
process [8] to adapt the previously derived bounds in
the presence of finite precision computations. We are
interested in the worst-case error in any component.
In the following, we will denote with ✏x the deviation
of variable x from its value under exact arithmetic.
Unlike with floating-point arithmetic, fixed-point
addition and subtraction operations involve no
round-off error, provided there is no overflow and
the result has the same number of fraction bits as the
operands [35], which will be assumed in this section.
For multiplication, the exact product of two numbers
with k fraction bits can be represented using 2k frac-
tion bits, hence a k-bit truncation of a 2’s complement
number incurs a round-off error bounded from below
by  2 k. Recall that in 2’s complement arithmetic,
truncation incurs a negative error both for positive
and negative numbers.
The maximum absolute component-wise error in
the variables involved in Algorithm 1 is summarised
in the following proposition:
Proposition 1. When using fixed-point arithmetic with k
fraction bits and assuming no overflow errors, the maxi-
mum difference in the variables involved in the Lanczos
process described by Algorithm 1 with respect to their exact
arithmetic values can be bounded by:
k✏qik1  (N + 4)2 k+1 , (10)
k✏zik1  ⇢(Aˆ)k✏qik1 +N2 k , (11)
k✏↵ik1  k✏qk1 + k✏zik1 +N2 k , (12)
k✏rik1  ⇢(Aˆ)(N + 7)2 k , (13)
k✏ ik1  2k✏rik1 +N2 k . (14)
for all iterations i, where Aˆ 2 RN⇥N .
Proof: In the original analysis presented in [8],
higher order error terms are ignored since every term
is assumed to be significantly smaller than one for the
analysis to be valid, hence, higher order terms have a
negligible impact on the final results. We do the same
here as it significantly clarifies the presentation.
According to [8], the departure from unit norm in
the Lanczos vectors can be bounded by
|qTi qi   1|  (N + 4)2 k (15)
for all iterations i. In the worst case, all the error
can be attributed to the same element in qi, hence,
neglecting higher-order terms we have
k2✏qik1  (N + 4)2 k
leading to (10).
The error in Line 3 of Algorithm 1 can be written,
using the properties of matrix and vector norms, as
k✏zik1  kAˆk2k✏qik2 +N2 k ,
where the last term represents the maximum
component-wise error in matrix-vector multiplication.
Using (15) one can infer that the bound on k✏qik2 is the
same as the bound on k✏qik1 given by (10), leading
to (11).
Neglecting higher order terms, the error in ↵i in
Line 4 of Algorithm 1 can be obtained by forward
error analysis as
k✏↵ik1  kzik1k✏qik1 + kqik1k✏zik1 +N2 k ,
IEEE TRANSACTIONS ON COMPUTERS, VOL. X, NO. Y, Z 2013 7
where the last term arises from the maximum round-
off error in the dot-product computation. Using the
bounds given by Theorem 1 one arrives at (12).
Going back to the original analysis in [8] one can
use the fact that the 2-norm of the error in the rela-
tionship (9), i.e.
kAqi   ↵iqi    i 1qi 1    iqi+1k2
can be bounded from below by
⇢(Aˆ)(N + 7)2 k (16)
for all iterations i. One can infer that the bound on
k✏rik2 is the same as (16). Using the properties of
vector norms leads to (13).
The error in Line 6 of Algorithm 1 can be written
as
k✏ ik1  2krik1k✏rik1 +N2 k .
Using the bounds given by Theorem 1 yields (14).
The error bounds given by Proposition 1 enlarge the
bounds given in Theorem 1. In order to prevent over-
flow in the presence of round-off errors the integer
bitwidth for qi has to increase by dlog2((N+4)2 k 1)e
bits, which will be one bit in all practical cases. For the
remaining variables, which have bounds that depend
on ⇢(Aˆ), one has two possibilities – either use extra
bits to represent the integer part according to the
new larger bounds, or adjust the spectral radius ⇢(Aˆ)
through the scaling matrix (2) such that the original
bounds still apply under finite precision effects.
The latter approach is likely to provide effectively
tighter bounds. We now outline a procedure, de-
scribed in the following lemma, for controlling ⇢(Aˆ)
and give an example showing how to make use of it.
Lemma 2. If each element of the scaling matrix (2) is
multiplied by (1 + "), where " is a small positive number,
the scaled matrix Aˆ := MAM has, for any non-singular
symmetric matrix A, spectral radius ⇢(Aˆ)  11+" .
Proof: We now have | eAkk|  11+" . The new Ger-
shgorin discs are given by D( eAkk, 11+"   | eAkk|), which
can be easily proved to lie inside the interval between
  11+" and 11+" .
For instance, if one decides to use k = 20 fraction
bits on the benchmark problems described in Section 4
with dimension N = 229, the worst error bounds
would be given by
k✏↵k1  4.4⇥ 10 4[⇢(Aˆ) + 1] + 4.37⇥ 10 4 ,
k✏ k1  4.5⇥ 10 4⇢(Aˆ) + 2.18⇥ 10 4 .
The value of ✏ in Lemma 2 is chosen such that the
following inequalities are satisfied
⇢(Aˆ) + k✏↵k1  1 ,
⇢(Aˆ) + k✏ k1  1 ,
which, for the given values, is satisfied by "   0.0013.
Algorithm 2 MINRES algorithm
Require: Initial values  1 := 1,  0 := 1,  1 := 0,  0 :=
0, ⇣ = 1, w0 := 0, w 1 := 0 and y := 0. Given qi,
↵i and  i from Algorithm 1:
1: for i = 1 to imax do
2:  i   i↵i    i 1 i i 1
3: ⇢i,1  
p
 2i +  
2
i
4: ⇢i,2   i↵i +  i 1 i i 1
5: ⇢i,3   i 1 i 1
6:  i+1   i⇢i,1
7:  i+1   i⇢i,1
8: wi  qi ⇢i,3wi 2 ⇢i,2wi 1⇢i,1
9: y  y +  i+1⇣wi
10: ⇣    i+1⇣
11: end for
12: return y
4 NUMERICAL RESULTS
In this section we show that even though these al-
gorithms are known to be vulnerable to round-off
errors [36] they can still be executed using fixed-point
arithmetic reliably by using our proposed approach.
In order to evaluate the numerical behaviour of
the Lanczos method, we examine the convergence of
the Lanczos-based MINRES algorithm, described in
Algorithm 2, which solves systems of linear equations
by minimising the 2-norm of the residual kAˆyi   bˆk2.
Notice that in order to bound the solution vector y,
one would need an upper bound on the spectral
radius of Aˆ 1, which depends on the minimum ab-
solute eigenvalue of Aˆ. In general it is not possible
to obtain a lower bound on this quantity, hence
the solution update cannot be bounded and has to
be computed using floating-point arithmetic. Since
our primary objective is to evaluate the numerical
behaviour of the computationally-intensive Lanczos
kernel, the operations outside Lanczos are carried out
in double precision floating point arithmetic.
Figure 2 shows the convergence behaviour of a
single precision floating point implementation and
several fixed-point implementations for a symmetric
matrix from the University of Florida sparse ma-
trix collection [37]. All implementations exhibit the
same convergence rate. There is a difference in the
final attainable accuracy due to the accumulation of
round-off errors, which is dependent on the preci-
sion used. The figure also shows that the fixed-point
implementations have a stable numerical behaviour,
i.e. the accumulated round-off error converges to a
finite value. The numerical behaviour is similar for
all linear systems for which the MINRES algorithm
converges to the solution in double precision floating-
point arithmetic.
In order to investigate the variation in attainable
accuracy for a larger set of problems we created a
benchmark set of approximately 1000 linear systems,
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Fig. 2: Convergence results when solving a lin-
ear system using MINRES for benchmark problem
sherman1 from [37] with N = 1000 and condition
number 2.2 ⇥ 104. The solid line represents the sin-
gle precision floating-point implementation (32 bits
including 23 mantissa bits), whereas the dotted lines
represent, from top to bottom, fixed-point implemen-
tations with k = 23, 32, 41 and 50 bits for the fractional
part of signals, respectively.
coming from an optimal controller for a Boeing 747
aircraft model [38], [39] under many different op-
erating conditions. The linear systems are the same
size (N = 229) but the condition numbers range
from 50 to 2⇥ 1010. The problems were solved using
a 32-bit fixed-point implementation, and single and
double precision floating-point implementations, and
the attainable accuracy was recorded in each case.
The results are shown in Figure 3. As expected,
double precision floating-point with 64 bits achieves
better accuracy than the fixed-point implementations.
However, single precision floating-point with 32-bits
consistently achieves less accurate solutions. Since
single precision only has 23 mantissa bits, a fixed-
point implementation with 32 bits can provide better
accuracy than a floating-point implementation with
32 bits if the problems are formulated such that the
full dynamic range offered by a fixed representation
can be efficiently utilized across different problems.
Figure 3 also highlights that these problems are nu-
merically challenging – if the scaling matrix (2) is not
used, even the floating-point implementations fail to
converge. This suggests that the proposed scaling pro-
cedure can also improve the numerical behaviour of
floating-point iterative algorithms along with achiev-
ing its main goal for bounding variables. An example
application supporting this claim is described in [39].
The final attainable accuracy kAˆy   bˆk2, denoted
by ek, is determined by the machine unit round-
off uk. When using floor rounding uk := 2 k, where
k denotes the number of bits used to represent the
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Fig. 3: Histogram showing the final log relative error
log2(
kAˆx bˆk2
kbˆk2 ) at termination for different linear solver
implementations. From top to bottom, preconditioned
32-bit fixed-point, double precision floating-point and
single precision floating-point implementations, and
unpreconditioned single precision floating-point im-
plementation.
fractional part of numbers. It is well-known [40] that
when solving systems of linear equations these quan-
tities are related by
ek  O((Aˆ)uk) , (17)
where (Aˆ) is the condition number of the coefficient
matrix. We have observed that, for k   15, this
relationship holds with approximate equality for all
tested problems, including the problem described in
Figure 2. For smaller bitwidths, excessive round-off
error leads to unpredictable behaviour of the algo-
rithm for the described application.
The constant of proportionality, which captures the
numerical difficulty of the problem, is different for
each problem. This constant cannot be computed a
priori, but relationship (17) allows one to calculate it
after a single simulation run and then determine the
attainable accuracy when using a different number of
bits, i.e. we can predict the numerical behaviour when
using k bits by shifting the histogram for 32 fixed-
point fraction bits.
5 PARAMETERIZABLE FPGA ARCHITEC-
TURE
The results derived in Section 3 can be used to
implement Lanczos-based algorithms reliably in low
cost and low power fixed-point architectures, such as
fixed-point DSPs and embedded microcontrollers. In
this section, we will evaluate the potential efficiency
improvements in FPGAs. In these platforms, for ad-
dition and subtraction operations, fixed-point units
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Fig. 4: Lanczos compute architecture. Dotted lines
denote links carrying vectors, whereas solid lines
denote links carrying scalars. The two thick dotted
lines going into the xT y block denoteN parallel vector
links. The input to the circuit is q1 going into the
multiplexer and the matrix Aˆ being written into on-
chip RAM. The output is ↵i and  i.
consume one order of magnitude fewer resources and
incur one order of magnitude less arithmetic delay
than floating-point units providing the same number
of mantissa bits [41]. These platforms also provide
flexibility for synthesizing different computing archi-
tectures. We now describe our architecture generating
tool, which takes as inputs the data type, number
of fraction bits k, level of parallelization P and the
latencies of an adder/subtracter (lA), multiplier (lM ),
square root (lSQ) and divider (lD) and automatically
generates an architecture described in VHDL.
The proposed compute architecture for implement-
ing Algorithm 1 is shown in Figure 4. The most com-
putationally intensive operation is the ⇥(N2) matrix-
vector multiplication in Line 3 of Algorithm 1. This
is implemented in the block labelled xT y, which is
a parallel pipelined dot-product unit consisting of
a parallel array of N multipliers followed by an
adder reduction tree of depth dlog2Ne. The remaining
operations of Algorithm 1 are all ⇥(N) vector oper-
ations and ⇥(1) scalar operations that use dedicated
components.
The degree of parallelism in the circuit is param-
eterized by parameter P . For instance, if P = 2,
there will be two xT y blocks operating in parallel,
one operating on the odd rows of A, the other on
the even. All links carrying vector signals will branch
into two links carrying the even and odd components,
respectively, and all arithmetic units operating on
vector links will be replicated. Note that the square
root and divider, which consume most resources, only
operate on scalar values, hence there will only be
one of each of these units regardless of the value
of P . For the memory subsystem, instead of having N
independent memories each storing one column of A,
there will be 2N independent memories, where half of
the memories will store the even rows and the other
half will store the odd rows of A.
Fig. 5: Reduction circuit. Uses P + lA   1 adders and
a serial-to-parallel shift register of length lA.
TABLE 2: Delays for arithmetic cores. The delay of the
fixed-point divider varies nonlinearly between 21 and
36 cycles from k = 18 to k = 54.
lA lM lD lSQ
fixed-point 1 2 - b k+12 c+ 1
float 11 8 27 27
double 14 15 57 57
The latency for one Lanczos iteration in terms of
clock cycles is given by
L :=
⇠
N
P
⇡
+ lAdlog2Ne+5lM+ lA+ lSQ+ lD+2+2lred,
(18)
where
lred :=
⇠
N
P
⇡
+ lAdlog2 P e+ lA + lAdlog2 lAe   1 (19)
is the number of cycles it takes the reduction circuit,
illustrated in Figure 5, to reduce the incoming P
streams to a single scalar value. This operation is
necessary when computing qTi Aqi and rTi+1ri+1. Note
in particular that for a fixed-point implementation
with lA = 1 and P = 1, the reduction circuit is a single
adder and lred = N , as expected. Table 2 shows the
latency of the arithmetic units under different number
representations.
For cases where N is large and the resources avail-
able cannot provide N parallel multipliers, it is possi-
ble to reduce the size of the dot-product unit, which
consumes most resources. For the case where P = 12 ,
the dot product unit consists of
⌃
N
2
⌥
parallel multi-
pliers, followed by an adder tree of depth dlog2
⌃
N
2
⌥e.
An extra adder is needed at the output to add up the
intermediate results, hence the overall latency of the
dot-product computation does not change. The dotted
links in Figure 4 would carry one value every two
cycles.
5.1 Design Automation Tool
In order to evaluate the performance of our designs
for a given target FPGA chip we created a design
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TABLE 3: Resource usage
Type Amount
Adder/Subtracter P (N + 3) + 2lA   2
Multiplier P (N + 5)
Divider 1
Square root 1
Memory - 2dNP e k-bits PN
Memory - N k-bits 5P
automation tool that generates optimum designs with
respect to the following rule:
min
P,k
L(P, k)
subject to
P(ek  ⌘) > 1  ⇠ (20)
R(P, k)  FPGAarea, (21)
where L(P, k) is defined in (18) with the explicit
dependence of latency on the number of fraction bits
k noted. P(ek  ⌘) represents the probability that any
problem chosen at random from the benchmark set
meets the user-specified accuracy constraint ⌘, and
is used to model the fact that for any finite preci-
sion representation – fixed point or double precision
floating point – there will be problem instances that
fail to converge to the desired accuracy for numerical
reasons. The user can specify ⌘ – the tolerance on the
error, and ⇠ – the proportion of problems allowed
to fail to converge to the desired accuracy. In the
remainder of the paper, we set ⇠ = 10%, which is
reasonable for the application domain for the data
used. R(P, k) is a vector representing the utilization of
the different FPGA resources: flip-flops (FFs), look-up
tables (LUTs), embedded multipliers and embedded
RAM, for the Lanczos architecture illustrated in Fig-
ure 4 with parallelism degree P and a k-bit fixed point
datapath.
This problem can be easily solved. First, determine
the minimum number of fraction bits k necessary
to satisfy the accuracy requirements (20) by making
use of the information in Figure 3 and the relation-
ship (17). Once k is fixed, find the maximum P such
that (21) remains satisfied using the information in
Table 3 and a model for the number of LUTs, flip-
flops and embedded multipliers necessary for imple-
menting each arithmetic unit for different number of
bits and data representations [41]. Note that the actual
resource utilization of the generated designs can differ
slightly from the model predictions. However, the
modeling error has been verified to be insignificant
compared to the efficiency improvements that will be
presented in Section 6.
Since the entire matrix has to be stored on-chip,
memory is typically the limiting factor for imple-
mentations with a small number of bits. For larger
numbers of bits embedded multipliers limit the de-
gree of parallelization. In the former case, storage
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Fig. 6: Latency tradeoff against FF utilization (from
model) on a Virtex 7 XT 1140 [42] for N = 229. Double
precision (⌘ = 4.05⇥ 10 14) and single precision (⌘ =
3.41⇥10 7) are represented by solid lines with crosses
and circles, respectively. Fixed-point implementations
with k = 54 and 29 are represented by the dot-
ted lines with crosses and circles, respectively. These
Lanczos implementations, when embedded inside a
MINRES solver, match the accuracy requirements of
the floating-point implementations.
of some of the columns of Aˆ is implemented using
banks of registers so FFs become the limiting resource.
In the latter case, some multipliers are implemented
using LUTs so these become the limiting resource.
Figure 6 shows the trade-off between latency and
FFs offered by the floating-point Lanczos implementa-
tions and two fixed-point implementations that, when
embedded inside a MINRES solver, meet the same
accuracy requirements as the single and double pre-
cision floating-point implementations. The trade-off is
similar for other resources. We can see that the fixed-
point implementations make better utilization of the
available resources to reduce latency while providing
the same solution quality.
6 PERFORMANCE EVALUATION
In this section we will evaluate the relative perfor-
mance of the fixed-point and floating-point imple-
mentations under the resource constraint framework
of Section 5 for a Virtex 7 XT 1140 FPGA [42]. Then we
will evaluate the absolute performance and efficiency
of the fixed-point implementations against a high-end
GPGPU with a peak floating-point performance of
1 TFLOP/s.
The trade-off between latency (18) and accuracy
requirements for our FPGA implementations is inves-
tigated in Figure 7. For high accuracy requirements
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Fig. 7: Latency against accuracy requirements trade-
off on a Virtex 7 XT 1140 [42] for N = 229. The
dotted line, the cross and the circle represent fixed-
point and double and single precision floating-point
implementations, respectively. The jumps in the fixed-
point curve mark the points at which the level of
parallelization changes.
a large number of bits are needed reducing the ex-
tractable parallelism and increasing the latency. As the
accuracy requirements are relaxed it becomes possible
to reduce latency by increasing parallelism. The fig-
ure also shows that the fixed-point implementations
provide a better trade-off even when the accuracy of
the calculation is considered.
The simple control structures in our design and
the pipelined arithmetic units allow the circuits to
be clocked at frequencies up to 400MHz. Noting that
each Lanczos iteration requires 2N2 + 8N operations
we plot the number of operations per second (OP/s)
against accuracy requirements in Figure 8. For ex-
tremely high accuracy requirements, not attainable by
double precision floating-point, a fixed-point imple-
mentation can still achieve approximately 100 GOP/s.
Since double precision floating-point only has 52 man-
tissa bits, a 53-bit fixed-point arithmetic can provide
more accuracy if the dynamic range is controlled. For
accuracy requirements of 10 6 and 10 3 the fixed-
point implementations can achieve approximately 200
and 300 GOP/s, respectively. Larger problems would
benefit more from incremental parallelization leading
to greater performance improvements, especially for
lower accuracy requirements.
The GPGPU curves are based on the NVIDIA
C2050 [43], which has a peak single precision per-
formance of 1.03 TFLOP/s and a peak double pre-
cision performance of 515 GFLOP/s. It should be
emphasized that while the solid lines represent the
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Fig. 8: Sustained computing performance for fixed-
point implementations on a Virtex 7 XT 1140 [42]
for different accuracy requirements. The solid line
represents the peak performance of a 1 TFLOP/s
GPGPU. P and k are the degree of parallelization and
number of fraction bits, respectively.
peak GPGPU performance, the actual sustained per-
formance can differ significantly [44]. In fact, [45] re-
ported sustained performance well below 10% of the
peak performance when implementing the Lanczos
kernel on this GPGPU.
The trade-off between performance and accuracy
requirements is important for the range of applica-
tions that we consider. For some HPC applications,
high accuracy requirements, even beyond double pre-
cision, can be a high priority. On the other hand,
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for some embedded applications that require the re-
peated solution of similar problems, accuracy can be
sacrificed for the ability to apply actions fast and
respond quickly to new events. In some of these
applications, solution accuracy requirements of 10 3
can be perfectly reasonable.
The results presented so far have assumed that we
are processing a single Lanczos problem at a time.
Using this approach the arithmetic units in our circuit
are always idle for some fraction of the iteration time.
In addition, because the constant term in (18) is rela-
tively large, the effect of incremental parallelization on
latency reduction becomes small very quickly. In the
situation when there are many independent problems
available [46], it is possible to use the idle computa-
tional power by time-multiplexing multiple problems
into the same circuit to hide the pipeline latency
and keep arithmetic units busy [47]. The number of
problems needed to fill the pipeline is given by the
following expression&
L from (18)⌃
N
P
⌥ ' . (22)
If the extra storage needed does not hinder the
achievable parallelism, it is possible to achieve much
higher performance, exceeding the peak GPGPU per-
formance for most accuracy requirements even for
small problems, as shown in Figure 8 (b). Using
this approach there is a more direct transfer between
parallelization and sustained performance. The sharp
improvement in performance for low accuracy re-
quirements is a consequence of a significant reduc-
tion in the number of embedded multiplier blocks
necessary for implementing multiplier units, allowing
for a significant increase in the available resources for
parallelization.
For the Virtex 7 XT 1140 [42] FPGA from the
performance-optimized Xilinx device family, Xilinx
power estimator [48] was used to estimate the maxi-
mum power consumption at approximately 22 Watts.
For the C2050 GPGPU [43], the power consumption
is in the region of 100 Watts, while a host processor
consuming extra power would still be needed for
controlling the data transfer to and from the GPGPU.
Hence, for problems with modest accuracy require-
ments, there will be more than one order of magni-
tude difference in power efficiency when measured in
terms of operations per watt between the sustained
fixed-point FPGA performance and the peak GPGPU
floating-point performance.
7 OTHER LINEAR ALGEBRA KERNELS
It is expected that the same scaling procedure pre-
sented in Section 3 will also be useful for bounding
variables in other iterative linear algebra algorithms
based on matrix-vector multiplication.
Algorithm 3 Arnoldi algorithm
Require: Initial iterate q1 such that kq1k2 = 1 and
h1,0 := 1.
1: for i = 1 to imax do
2: qi  ri 1hi,i 1
3: z  Aqi
4: ri  z
5: for k = 1 to i do
6: hk,i  qTk z
7: ri  ri   hk,iqk
8: end for
9: hi+1,i  krik2
10: end for
11: return h
The standard Arnoldi iteration [13], described in
Algorithm 3, transforms a non-symmetric matrix A 2
RN⇥N into an upper Hessenberg matrix H (upper
triangle and first lower diagonal are non-zero) with
similar spectral properties as A using an orthogonal
transformation matrix Q. At every iteration the ap-
proximation is refined such that
QTi AQi = Hi =:
266666664
h1,1 h1,2 · · · · · · h1,k
h2,1 h2,2
...
0 h3,2
. . .
...
. . . . . .
...
0 hk,k 1 hk,k
377777775 ,
where Qi 2 RN⇥i and Hi 2 Ri⇥i.
Since the matrix A is not symmetric it is not neces-
sary to apply a symmetric scaling procedure; hence,
instead of solving Ax = b, we solve
M2Ax = M2b
, Aˆx = bˆ
and the computed solution remains the same as the
solution to the original problem. The following propo-
sition summarises the variable bounds for the Arnoldi
process:
Proposition 2. Given the scaling matrix (2), the Arnoldi
iteration applied to Aˆ, for any non-singular matrix A, has
intermediate variables with the following bounds for all i,
j and k:
• [qi]k 2 [ 1, 1]
• [Aˆ]kj 2 [ 1, 1]
• [Aˆqi]k 2 [ 1, 1]
• [H]kj 2 [ 1, 1]
where i denotes the iteration number and []k and []kj denote
the kth component of a vector and kjth component of a
matrix, respectively.
Proof: According to the proof of Lemma 1, the
spectral radius of the non-symmetric scaled matrix
is still bounded by ⇢(Aˆ)  1. As with the Lanczos
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iteration, the eigenvalues of the approximate matrix
Hi are contained within the eigenvalues of Aˆ even
throughout the intermediate iterations. One can use
the relationship (8) to show that the coefficients of the
Hessenberg matrix are bounded by ⇢(Aˆ). The bounds
for the remaining expressions in the Arnoldi iteration
are obtained in the same way as in Theorem 1.
It is expected that the same techniques could be ap-
plied to other related kernels such as the unsymmetric
Lanczos process or the power iteration for computing
maximal eigenvalues.
8 CONCLUSION
Fixed-point computation is more efficient than
floating-point from the digital circuit point of view.
We have shown that fixed-point computation can also
be suitable for problems that have traditionally been
considered floating-point problems if enough care is
taken to formulate these problems in a numerically
favourable way. Even for algorithms known to be vul-
nerable to numerical round-off errors, accuracy does
not necessarily have to be compromised by moving
to fixed-point arithmetic if the dynamic range can be
controlled such that a fixed-point representation can
represent numbers efficiently.
Implementing an algorithm using fixed-point arith-
metic gives more responsibility to the designer, since
all variables need to be bounded in order to avoid
overflow errors that can lead to unpredictable be-
haviour. We have proposed a scaling procedure that
allows us to bound and control the dynamic range
of all variables in the Lanczos method – the building
block in iterative methods for solving the most im-
portant linear algebra problems, which are ubiquitous
in engineering and science. The proposed methodol-
ogy is simple to implement but uses linear algebra
theorems to establish bounds, which is currently well
beyond the capabilities of state-of-the-art automatic
tools for solving the bounding problem.
The capability for implementing these algorithms
using fixed-point arithmetic could have an impact
both in the high performance and embedded comput-
ing domains. In the embedded domain, it has the po-
tential to open up opportunities for implementing so-
phisticated functionality in low cost systems with lim-
ited computational capabilities. For high-performance
scientific applications it could help in the effort to
reach exascale levels of performance while keeping
the power consumption costs at an affordable level.
For other applications there are substantial processing
performance and efficiency gains to be realized.
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